|  |  |
| --- | --- |
| SOP | Sum of Product |
| POS | Product of Sum |
| INVERTER | Not gate |
| NAND/NOR | Negative And/Negative Or |
| XOR | Exclusive Or |
| HA | Half Adder |
| FA | Full Adder |
| K-MAP | KARNAUGH-MAP |
| PI | Prime implicant |
| EPI | Essential prime implicant |
| BCD | Binary code decimal |
| FLOPS | Floating point Operation Per Second |
| IC | Integrated Circuit |
| Process size | Minimum length of a transistor |
| ISA | Instruction Set Architecture |
| MUX | Multiplexers |
| DEMUX | Demultiplexers |
| CISC | Complex Instruction Set Computer |
| RISC | Reduced Instruction Set Computer |
| PC | Program Counter |
| ALU | Arithmetic-Logic Unit |
| IF | Instruction Fetch |
| ID | Instruction Decode and Register Read |
| EX | Execute an operand in data memory |
| MEM | Access an operand in data memory |
| WB | Write back the result into a register |
| RAW | Read After Write |
| WAR | Write after Read dependency |
| WAW | Write after Write dependency |
| DDR | Double Data Rate |
| SRAM | Synchronous Dynamic RAM |
| SA | Set Associative |
| FA | Fully Associative |
| LRU | Least Recently Used |
| FIFO | First in first out |
| RR | Random replacement |
| LFU | Least frequently used |
| OS | Operating system |
| TLB | Translation Look-aside Buffer |